We consider a synchronized bufferless Clos ATM switch with input cell processor queues. The arrival process to each input port of the switch is assumed to be bursty and it is modeled by an Interrupted Bernoulli Process. Two classes of cells are considered. Service in an input cell processor queue is head-of-line without preemption. In addition, push-out is used. That is, a high priority cell arriving to a full queue takes the space occupied by the low priority cell that arrived last, as long as the cell is not in service. Each cell processor queue is modeled as a priority IBP /Geo/l/K+l queue with pushout. We first present an exact analysis of this priority queue.The results obtained are then used in an approximation algorithm for the analysis of the ATM switch.
Introduction
Broadband ISDN is a promising communications infrastructure for the future. It is conceived as an all-purpose digital network, and it will provide an integrated access that will support a wide variety of applications for the customers. The Asynchronous Transfer Mode (ATM) has been strongly promoted as the target transfer mode solution for broadband ISDN. ATM is a high-bandwidth, low-delay, packet switching technique, capable of efficiently multiplexing a number of highly bursty sources, such as voice, file transfer, and video.
In recent years, several types of ATM switch architectures have been proposed. One important class of architectures is based on multi-stage interconnection networks. There are buffered or unbuffered switching elements in a multi-stage interconnection network. In the unbuffered case, there may be buffers at the input ports or at the output ports of the switch. This type of structures have been reported in Turner [1] , Narasimha [2] , Huang and Knauer [3] , Giacopelli, Littlewood, Sincoskie [4] , and Tobagi and Kwok [5] . Some switch architectures provide full connectivity between the input and output ports, such as the bus-matrix switching architecture [Nojima [6] ), the knockout switch (Yeh, Hluchyj, and Acampora [7] ), and the integrated switch fabric (Ahmadi [8] ).
Other architectures that have been proposed are the shared memory and the shared medium architectures. In the shared memory architecture, a single memory is shared by all input and output ports. There is a single controller to process the incoming and outgoing cells which are stored in the same memory. Examples of this type of architecture are discussed in Devault, Cochennec, and Servel [9] , and Kuwahara, Endo, Ogino and Kozuki [10] . In the shared medium architecture, arriving cells are multiplexed onto a parallel bus. An exa.mple of this architecture is discussed in Suzuki [11] . A good review of ATM switch architectures is given in Tobagi [12] . Approximate analytic studies of ATM switches can be found in Karol, Hluchyj and Morgan [13] , Hluchyj and Karol [14] , Patel [15] , Yoon , Lee, and Liu [16] , Shaikh , Schwartz, and Szymanski [17] , Oie, Suda, Masayuki, and Miyahara [18] , and Yamashita, Perros and Hong [19] .
Different classes of service provided by an ATM network will require different quality of service. In particular, voice and video are tolerant to cell loss but not to time delays. On the other hand, the transfer of bulk files is tolerant to time delays but not to cell loss. In view of this, it has been proposed to introduce priorities among cells. These priorities are known as space priorities, as they deal with priorities regarding the utilization of the space in a buffer. Space priorities can be also used in conjunction with congestion control at the call level.
Two different space priority schemes have been proposed, namely, push-out and partial buffer sharing. In these two schemes, there are high or low priority cells. In the push-out policy, high and low priority cells are admitted to the buffer as long as there is space available. A low priority cell is lost if it arrives to a full buffer. A high priority cell that arrives to a full buffer, takes the place occupied by the low priority cell that arrived last , as long as this cell is not in service. A high priority cell is lost only if there are no low priority cells in the buffer waiting for service. In the partial buffer sharing scheme, both high and low priority cells are admitted to the buffer as long as the total number of cells in the buffer is below a pre-defined threshold. Once the threshold is exceeded, only high priority cells are admitted to the buffer. Garcia and Casals [20] analyzed a finite capacity single server queue with two classes assuming partial buffer sharing. The arrival process was modelled by a two-state Markov Modulated Poisson Process, and the service time was assumed to be constant. A similar model was considered by Le Boudec [21] assuming a number of identical arrival streams, each being modelled by a two-state Markov Modulated Bernoulli Process. Kroner, Hebuterne, Boyer, and Gravey [22] compared the two space priority schemes, They concluded that both schemes have a comparable performance, though the partial buffer sharing scheme is easier to implement. Their results, however, have been obta.ined under the assumption of Poisson arrivals. Gravey and Hebuterne [23] analyzed an M/G/1/n queue with head-of-line non-preemptive priority and push-out. The partial buffer sharing scheme was also considered by Yin, Li, and Stern [25] . Conservation laws for the push-out scheme were given in Sumita and Ozawa [24] . Finally, for a literature review of ATM related papers see Perros [26] .
In this paper, we study a blocking ATM switch with finite buffer at the input ports. The switch fabric is a bufferless Clos three-stage interconnection network. The arrival process to each input port of the switch is assumed to be bursty, and it is modelled by an Interrupted Bernoulli Process (IBP). Each input queue is assumed to have space and service priority. In particular, we consider push-out for space priority and head-of-line with no preemption for service priority. We now proceed to describe the switch under study in detail.
Model description
Let us consider an N x N Clos cell switch, as shown ill Figure 1 . There are three stages in the switch. At each stage, there are n or VN number of bufferless switching elements. Each switching element is an n x n crossbar switch. For each input port, there is a finite queue served by a cell processor. There are two classes of cells, high and low priority. If an arriving high priority cell finds the buffer of the cell processor full, it will push out a low priority cell with the least waiting time in the system, but not the one in service. An arriving low priority cell is lost if it finds the buffer full. An arriving high priority cell is lost only if the buffer is full with high priority cells. High priority cells have also priority for service over low priority cells. The service priority is head-of-line with no preemption. launch a cell through the switch. A cell will successfully get through the switch if it finds a free path to the sought output port. No contention takes place at the 1st stage of the Clos ATM switch. The cells in the switch will compete for the output links at the 2nd and the 3rd stages. In a switching element, if more than one input link compete for the same output Iink, one of the input links will get through. This input link is randomly selected. If a cell is blocked in the switch, the switching element notifies the cell processor, and transmission of the cell is aborted. The cell processor will retransmit the cell at the beginning of the next time slot. The retransmissions will continue until the cell is successfully transmitted through the switch.
The time required for a cell to pass through the switch fabric is equal to one slot. It is assumed that each incoming link is slotted. The length of a slot is equal to a slot of the ATM switch. Each incoming link is not synchronized with the other incoming links and with the switch. A cell that arrives at an idle cell processor in the middle of a slot of the ATM switch is not transmitted until the beginning of the next time slot of the ATM switch.
The arrival process to each input port of the ATM switch is modeled by an Interrupted Bernoulli Process(IBP), as shown in Figure 2 . No arrivals occur if the process is in the idle state. If the process is in the active state, arrivals occur in a Bernoulli fashion. That is, a slot will contain a cell with probability cx. If the process is in the idle (active) state, then in the next time slot it remains in the idle (active) state with probability q (p) or it will change to the active (idle) state with probability 1-q (1-p). Lai, and Perros [27] ) that the z-transforrn of the probability distribution of the interarrival time is
A(z)
From this we have that the mean interarrival time E(i) is equal to
and the squared coefficient of variation of the interarrival time,
(3)
Assuming that the destination of a cell is uniformly selected, it can also be shown that the probability for a cell successfully passing through the Clos ATM switch ,1 -(T, is
Average number of busy output links at the 3rd stage Average number of busy input links at the 1st stage
where p~3] is the ith output link utilizations of the switching elements in the 3rd stage of the Clos ATM switch.
In this paper, we analyze the buffer in front of a cell processor as a two-class IBP /Geo/l/K+l queue with head-of-line non-preemptive priority and push-out. In section 3, we obtain the queue-length distribution of the number of high and low priority cells that are waiting to be served, as seen by an arriving cell. We also obtain the distribution of the waiting time of a high priority cell. In section 4, we obtain the probability that a low priority cell will get served given that it entered the buffer. We also compute the mean waiting time of a low priority cell given that it entered the buffer and it got served. In section 5, we analyze the ATM switch, following the simple approximation algorithm described in Nilsson, Lai, and Perros [27] . Finally, numerical results are given in section 6 and conclusions are given in section 7. 3 The IBP /Geo/l/K+l queue with head-of-line priority and push-out
Let us consider a cell processor queue. It is obvious from the previous section that the total time it takes for the cell processor to transmit successfully a high or low priority cell through the switch fabric is geometrically distributed with probability a . Therefore, a cell processor queue can be modeled as all IBP /Geo/ 1 queue with finite buffer, head-of-line priority, and push-out , as shown ill Figure 3 . In the analysis below, we will consider this queueing system Figure 3 : The IBP /Geo/l queueing system with finite buffer.
IBP
at successive arrival points as shown in Figure 4 . These arrival points are the imbedded Markov points of the queueing system. Our approach is to focus attention on arrival instants and the number of high and low priority customers seen by an arriving customer.
(m,n) So~. Below, we distinguish between the queue that is allowed to be built in front of the server and the system that includes the queue and the server. Let K be the queue size, and K +1 be the system size. Let (i,j) be the state of the queue as seen by an arriving cell, where i is the number of high priority cells and j is the number of low priority cells in the queue. In order to analyze the queueing system we introduce the following notation {3 : the probability that an arriving cell is a high priority cell. Pi,; : the probability that an arriving cell finds the queue in state (i,j).
Po : the probability that an arriving cell finds an empty system. i : the interarrival time of the cell.
X : the service time of a cell.
We define and
where al is the probability that an interarrival time is 1 slots, and a is the probability that a cell is blocked in the C105 ATM switch.
Below, we obtain the probability Pi,; and we also obtain the waiting time distribution of a high priority cell.
TIle queue length distribution Pi,i
We first note that in Nilsson, Lai, and Perros [27] , the steady state probability 'i that an arriving cell sees j cells in the system was obtained for an IBP /Geo/l queue with finite buffer. We observe that
Let us define
where A(z) is the z-transform of the probability distribution of the interarrival time. III order to obtain Pi,i we need to study the system at instants of arrivals. In steady state, we have p ..
fJ~n,3 Z::
For the case i +j == K, we have 00 00 00
and 00 00
From the above equations, we obtain the transition probability matrix of the system shown in Figure 5 . Thus, the steady state probability, Pi,j, can be computed using a numerical method. """'0: : :
: 
The Waiting Time Distribution of the High Priority Cell
Let Xo be the time interval between the arrival instant and the beginning of the next slot, and let w be the waiting time in the system. We have
The distribution of the waiting time is as follows:
The mean waiting time of a high priority cell can be obtained by the following argument. Let Pi~be the probability that an arriving high priority cell finds the system in state (i,j) given that the high priority cell will be accepted into the system and let N Qh be the average number of high priority cells in front of the arriving high priority cell. We get
The residual service time ltV o seen by the arriving high priority cell is found as follows:
Thus, WH, the mean waiting time of tile high priority cell is :
4 Computation of the probability that a low priority cell will get served and mean waiting time.
In this section, we obtain exact results for the low priority cells. In particular, we calculate the probability that a low priority cell will get served given that it entered the queue. We also obtain the mean waiting time of a low priority cell given that it entered the queue and it got served. The main vehicle for obtaining these results is the one dimensional random walk consisting of the absorbing states 0 and K+l, as shown in Figure 6 .
mJ :Good absorbing state ( cell gets service).
ttl : Bad absorbing state (cell gets pushed out of queue). TIle states of the ra.ndom walk are defined as follow. We tag a low priority cell when it enters the queue. The state variable of the random walk indicates the position of this tagged cell throughout its residency in the queue immediately after a high priority cell arrives. We note that the positions in the queue are numbered from 1 to K. The position in front of the server is numbered o. The tagged unit receives service if the random walk reaches the absorbing state 0, and it is pushed-out if the random walk reaches the absorbing state K+l. If upon arrival the tagged unit sees i high priority cells and j low priority cells in the queue, the random walk will start at state i+j+l. Transitions will then occur only when a high priority cell arrives. We define our transitions in this way, seeing that only the arrival of a high priority cell may affect the position in the queue of the tagged unit. These transition probabilities are calculated below.
Computation of the transit ion probabilities
Let P i --+ j be the transition probability from state i to state j. Let S, be the probability of having i cells served during the interarrival time of the high priority cell. Let P[t a == n] be the probability that the interarrival time of the high priority cell is n slots and 1 -a be the probability of having a service completion in one slot. Then, for j > 0, we have
and, for j == 0, we have
where TJi-i+ 1 ) is the (i + j -1)th derivative of Ta(z) at z == a , and
The above generating function is computed as follows. Let ta be~he t.ime interval from. an active state to an arrival of the high priority cell and ti be the time interval from an Idle state to an arrival of the high priority cell. We have
Hence,
4.2 TIle probability that a low priority cell will get served Let U, be the probability that the random walk system reaches the absorbing state 0 given that the system starts in state i. Let Sj be the probability of having j cells served ill an interarrival time of the high priority cell. We have
To find Ui, i = 1,2,· . · ,K, we have to solve the following linear equations :
Thus, we get:
The above system of linear equation is solved numerically ill order to obtain U 2 , U 3 , · · · , UK.
Using U2 and Uo we can also calculate U1 • Thus, P6~r1Jice' the probability that a low priority cell will receive service given that it entered the queue is:
Po+~~p ..
c: c: '1.,3 i=O j=O
P6~rvice == ----------
Mean waiting time of a low priority cell
Let Po(n, i) be the probability that the random walk system reaches absorbing state 0 after exactly n high priority arrivals given that it sta~ts in state i. We have
for n 2: 1 and 1 S i < [{ Let N o ( i) be the expected number of high priority cells that arrived before the system reached absorbing state 0 given that the system starts in state i. We get
we solve the following linear equations numerically:
, the expected number of high priority cells that arrive before the tagged low priority cell gets served given that the tagged low priority cell will get served, is:
TIle mean waiting time of the low priority cell given that it gets served, W L , is:
Approximate analysis of the switch
In this section, we describe a simple approximation algorithm for the analysis of the ATM switch. The approximation algorithm utilizes expression( 3) for a , and the exact results obtained in sections 3 and 4. The algorithm is an iterative scheme. III each iteration we need the cell loss probability for each packet processor queue irrespective of the priority of the lost cell. For efficiency purposes, we calculate this cell loss probability using an algorithm for analyzing a single-class IBP /Geo/l/K+l queue that was presented in [27] .
The iterative approximation algorithm involves the following steps:
step o. Set initial value of the utilization of the ith cell processor, p~O), i := 1,2· .. N.
Compute the probability of retransmission of a cell due to contention ill the Clos ATM switch, 00(0), using expression 3.
step 2. Solve the IBP/Geo/1/K + 1 queue with a single class of cells using the solution method in [27] in order to find the probability of cell loss due to the fact that the buffer is full, IK. and push-out to find the blocking probability of the high priority cell, PK,O' step 7. Compute the probability that a low priority cell gets served and its mean waiting time.
6 Numerical Results
TIle approximation algorithm described in the previous section was employed to analyze a 16 X 16 bufferless Clos ATM switch. Each switching element was a 4 X 4 crossbar switch. The system size of each cell processor queue was set equal to 32. The arrival process to each cell processor was assumed to be an IBP with a == 1. That is, during the busy period each slot contains a cell. The approximation results were compared against results obtained by simulation. TIle results are summarized in figures 7 to 19. Figures 7 to 11 are for a symmetric case, and figures 12 to 19 are for two different asymmetric cases.
In the symmetric case, we assume the same arrival process to each input link with an average arrival rate 0.3. Each arriving cell chooses one of the destination output links uniformly. In figures 7 and 8, we plot the approximate and simulation results for the mean waiting time for high respectively low priority cells as a function of (3 for various 0 2 values. In figure 9 , we plot the approximate and simulation results for the probability that a low priority cell gets served given that it entered the queue as a function of (3 for various C 2 values. The approximate and simulation results for tile cell loss probability for low priority cells is given in figure 10 as a function of C 2 for (3 equal to 0.3. We note that the cell loss probability of the low priority cells comprises the probability a low priority cell will arrive to a full queue and the push-out probability. In Figure 11 , we plot the approximate and simulation results for mea.n waiting time for high and low priority cells as a function of C 2 for (3 equal to 0.5.
In the results given in figures 7 to 10, the minimum relative error was 1%, the maximum relative error was 15%, and the average relative error was 7%. Most of the approximate results had a relative error less than 5%. The curves given in figures 7 and 8 show how the mean waiting time is affected by 0 2 and {3. When C 2 is high (i.e. bursty arrivals), the mean waiting time of the low priority cells drops when f3 == 0.9. This is due to the fact that most of the low priority cells are pushed-out of the buffer by high priority cells. Figure 9 shows how the probability that a low priority cell gets served is affected by the value of C 2 and (3. In particular, we note that this probability significantly drops as C 2
Increases.
In the two asymmetric cases considered here, the following assumptions were rnade regarding the arrival processes. In both asymmetric cases, it was assumed that each arriving cell chooses one of the destination output lines uniformly.
Figures 12 to 14 are for the asymmetric case 1, and the remaining figures a.re for the asymmetric case 2. In all the figures we give approximate and simulation results for the most utilized input queue and the least utilized input queue. The relative error of the approximate results is similar to the one observed in the symmetric case discussed above. Finally, we note that the behavior of the performance curves given in these figures is similar to the one observed in the symmetric case.
Conclusion
In this paper we presented a queueing model of a blocking bufferless synchronous Clos ATM switch with input buffers. The arrival process to each input port was assumed to be bursty and it was modelled by an Interrupted Bernoulli Process. Two classes of cells were considered. The service in each input buffer was head-of-line without preemption. In addition, it was assumed that a high priority cell arriving to a full queue can displace a low priority cell( space preemption). An exact analysis of the input buffer was presented. The results obtained were used in an approximation algorithm for the analysis of the ATIvI switch. Validation tests using simulation data showed that the approximation algorithm has the Low Priority Cell .0
Probability that a low priority cell gets served a good accuracy. Using the analytic techniques developed in this paper, various in teresting performance measures such as cell loss probability, mean waiting time, probability that a low priority cell gets served, were obtained.
